Formal verification is using math to prove that a system cannot break certain rules. In other words, to formally verify a system means to mathematically prove that it behaves as expected and cannot do certain things we do not want it to do. Today, formal verification is most often used in places where failure is very expensive or dangerous, such as hardware and semiconductor verification, cryptography and security-critical infrastructure, and high-assurance systems like aerospace and kernels....